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Abstrakt
Tato práce se zabývá systémem zbytkových tříd a jeho aplikacemi v digitálních obvodech. První 
část se zabývá VHDL návrhem různých typů sčítaček v systému zbytkových tříd a jejich porovnání 
se standartními sčítačkami. V druhé části je implementován obrázkový processor který pracuje v 
systému  zbytkových  tříd  a  jeho  výkonostní  analýza.  V textu  je  popsán  postup  návrhu  a  jsou 
prezentovány výsledky analýz. 
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Abstract
This work deals with residue number system and its applications in digital circuits. The first part 
is  VHDL design  of  different  adder  types  in  residue number  system and their  comparison with 
regular  adders.  The second part  is  VHDL implementation of image processor that computes in 
residue number system and its performance analysis. Presented text contains description of design 
procedures and presentation of analysis results.
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Introduction
Residue number system is unconventional number system that basically splits large integers into 
smaller ones by using a modulo operation with usually predefined moduli set. After that, smaller 
computation units are required  and more calculations can be done in parallel. This can improve 
performance of certain arithmetic operations, including addition. Despite several disadvantages like 
conversion and comparison, with proper design the RNS arithmetic units  can be in appropriate 
circumstances quite useful. 
An addition belongs to basic arithmetic operations. There are many adder implementations that 
uses different principles and design strategies to improve performance. One of them is use of the 
residue number system. Adders are used in almost every digital signal processor, so their speed 
affects the whole system. An image filtering also uses addition along with other operations like 
multiplication and comparison. Due to nature of image processing, RNS may be used to achieve 
better parameters.
The  theory part  contains  basic  information  about  standard  adders,  RNS and  more  advanced 
information about components required in digital circuits that uses this number system. 
In the practical part of this work several RNS components are designed and compared with their 
regular equivalents. The main targets of comparison are system's size and speed. These components 
are  different  adder  types  and  FPGA implementation  of  image  filtering.  Design  procedures  are 
described in two implementation chaptes.  The language used for implementation is  VHDL. All 
designs are implemented and tested in Spartan 3 FPGA. 
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1 Adders
1.1 Half-adder
A half-adder is the most basic type of adders. It has 2 inputs, augend and addend designated as A, 
B and 2 outputs, where S is the sum and C stands for carry, the highest significant bit of the result.  
Half adder is usually composed form a small number of gates. The most common design consists of 
one XOR and one AND gate, both are attached to A and B inputs. Sum output is the output of XOR 
gate while Carry is the output of AND gate, as it is shown in Fig. 1.1. Truth table of half-adder can 
be seen in Table 1.1. Equations describing the half-adder are: 
S = A  B,⊕ (1.1)
C = A B. (1.2)
1.2 Full-adder
A full adder adds Cin (or carry in) input that can be carry out from addition of less significant bits 
respectively from previous adder. This means that a full adder has 3 inputs(A, B, Cin) and same two 
outputs  as in the half adder (S - sum, Cout - carryout). Full-adder can be constructed from two half-
adders and OR gate, but there are many other implementations on both gate and transistor level.1-
bit full-adders are basic units of more complex adders. Table 1.2 shows the truth table of full-adder, 
while Fig. 1.2 shows one of its possible implementations. Logic equations of full-adder are:
S = (A  B )  Cin,⊕ ⊕ (1.3)
Cout = A B + (A  B )Cin.⊕ (1.4)
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Table 1.1: Truth table of half-adder
Inputs Outputs
A B S C
1 1 0 1
1 0 1 0
0 1 1 0
0 0 0 0
Fig. 1.1: Logic diagram of half-adder implementation
1.3 Ripple-carry adder
A chain of full-adders whose each carry output is connected to carry input of the next full-adder 
is called a ripple carry adder. It can be used to add multiple-bit numbers but sometimes this can be 
problematic.  If inputs are long numbers, it results in a massive carry-propagation delay problem, 
because each full-adder unit has to wait for carry-out of the previous one. This makes ripple-carry 
adders unusable in high-speed designs or circuits working with long numbers. On the other side this 
design of adder has a small size since it does not need any additional logic to propagate carry and it 
is easy to implement. This advantage makes it suitable for small chips or in situations not focused 
on speed. Block schema of ripple-carry adder is shown in Fig. 1.3.
There are ways to improve the speed of ripple-carry adders mostly by using very fast carry paths,  
known as Manchester chain. Manchester adder uses for carry path switches instead of gates, which 
are  considerably  faster  than  regular  gates.  For  small  word-lengths  Manchester  adder  can  be 
competitive with more complex adders by comparable or even shorter operational times. It can be 
also used, when combined with other techniques as building blocks of larger adders.
Operational time of ripple-carry adder is O(n) and its equations are similar to full-adder.
Si = (Ai  B⊕ i )  C⊕ i, (1.5)
Ci+1 = Ai Bi + (Ai  B⊕ i )Ci, (1.6)
where sum of bit at position i is denoted as Si, carry as Ci and inputs are Ai and Bi.
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Table 1.2: Truth table of full-adder
Inputs Outputs
A B Cin S Cout
1 1 1 1 1
1 1 0 0 1
1 0 1 0 1
1 0 0 1 0
0 1 1 0 1
0 1 0 1 0
0 0 1 1 0
0 0 0 0 0
Fig. 1.2: Logic diagram of full-adder gate implementation
1.4 Cary-skip adder
A carry-skip adder is the result of efforts done to reduce carry-propagation time in the ripple-
carry  adder.  That  is  achieved  by skipping  stages  that  would  carry  ripple  through.  This  allows 
starting the addition in latter stages without the need to wait for all the previous carries. The design 
of a carry-skip adder is essentially a carry-ripple adder divided into smaller blocks equipped with a 
simple carry-skip logic that determines when a carry into can be directly sent to the next block. For 
further explanation n-bit inputs would be designated as A and B. If Ai=1 and Bi=0 or  Ai=0 and Bi=1 
carry into stage i goes through and can skip the block.  So, if we use a signal T i as a carry-propagate 
or transfer signal for stage i, carry-in Cj-1 skips block j of size m if
[(Aj  B⊕ j )(Aj+1  B⊕ j+1 ) · · · (Aj+m−1  B⊕ j+m−1 )]Cj−1 = 
(Tj Tj+1 . . . Tj+m−1 )Cj−1. (1.7)
The output Cj then is either Cj-1, if it skips block j or the result of block's last stage C j+m-1, this 
principle is shown in  Fig. 1.4. Therefore the carry-skip logic of each block consists of one AND 
gate for each P signal, one AND gate to combine P signals and one OR gate for selecting source 
carry  signal.  Individual  blocks  can  differ  in  size,  in  fact  this  is  essential  to  achieve  optimal 
performance.  Recommended  composition  is  done  by  placing  small  blocks  at  both  ends  and 
increasing their size closing to the center of adder. Operational time of carry-skip adder depends on 
its design, in optimal cases it is O(√n), which, for high values of n, is more than other fast adders. 
On  the  other  hand  carry-skip  adders  have  usually  small  size  due  to  simple  carry-skip  logic. 
Performance can be also improved by applying the same principle on larger carry-skip chain blocks 
dividing them and creating second level carry-skip chain.
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Fig. 1.3: N-bit ripple-carry adder [8]
1.5 Carry-lookahead adder
Another  way  to  accelerate  carry-propagation  is,  by  usage  of  carry-lookahead  logic.  Carry-
lookahead adders are currently the most common fast adders. The principle is that carry-lookahead 
logic determines in parallel for every carry whether it is generated or propagated and sends it to the 
appropriate  adders.  Carry Ci is  generated  when input  Ai =  1  and input  Bi =  1,  signal  for  this 
operation would be denoted as Gi (generation). Propagation(denoted as Pi) of previous carry occurs 
when one operand has value 1 while the second has value 0. Equations describing this are:
Gi = Ai Bi (1.8)
Pi = Ai  B⊕ i (1.9)
Ci = Gi + Pi Ci−1 (1.10)
It means, in theory, that all carries can be determined independently with the same delay (usually 
3 gates), so the speed of a carry-lookahead adder does not depend on the number of bits to be 
added. However, from practical point of view, the number of gates carry-lookahead logic requires 
increases rapidly with larger inputs.
Another problem is the growing size of gate connections that can result in low performance, 
extremely high production cost or designs impossible to construct. 
For  large  number  of  bits  to  be  added,  a  carry-lookahead adder  can  be combined with  other 
adders, mostly carry-ripple, to reduce the size of logic and interconnections, creating hybrid adders. 
Nevertheless these adders suffer from speed degradation in comparison to pure carry-lookahead 
adders. There are two basic principles that lead to reduction of wiring. 
The first one is splitting n-bit carry-lookahead adder to m-bit blocks. Carries within these blocks 
are determined by lookahead logic while carries between blocks are rippled trough. CLA (carry-
lookahead adder) block are usually 4-bit to provide the balanced compromise between size and 
speed, but size of block is not restricted just to this value. This type of CLA is called ripple carry-
lookahead adder (RCLA). In Fig. 1.5 a 4-bit CLA block is presented. 
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Fig. 1.4: Carry-skip adder [4]
The second one uses a reverse principle of RCLA, carries inside blocks are rippled and those 
between blocks are generated by lookahead logic. This implies that the size of blocks m should be 
small enough, in comparison to the size of adder n, to maximize the received speed boost from 
lookahead. 
This type is referred as BCLA – block carry-lookahead adder.
Both RCLA and BCLA performances are limited for large numbers of n due to rippling between 
blocks or inside blocks respectively. Also wiring problems occur again in large-size BCLA. These 
problems can be reduced by adding another level  of lookahead logic.  In BCLA the blocks are 
divided into groups, and on the second level these groups are divided into superblocks that uses 
additional lookahead logic to propagate carry between themselves. In RCLA, additional level of 
lookahead logic is used to reduce the ripple time between blocks.
1.6 Conditional sum adder
A conditional sum adder(COSA) is another adder that intends to speed-up addition. The principle 
of COSA is in generating two sets of bits for sums and carries, the first one assumes that the carry is 
0, while the second one uses the carry value 1 for generating results.  When the actual carry is  
known, correct bits are selected. To receive the performance gain, it is necessary to split up the 
input n bits  into smaller groups where this principle is applied separately, so the carry propagation 
can  be  done in  parallel.  These  groups  can  be  divided  into  subgroups,  for  even  smaller  carry-
propagation delay. 
In practice, n-bit addition is divided into n/2-bit blocks, those are further divided into n/4-bit 
blocks and this process continues until the size of blocks becomes 1, if n is power of 2. For other  
numbers of bits, the size of groups can vary,  so this principle is also applicable.  The complete 
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Fig. 1.5: 4-bit carry-lookahead adder [4]
conditional sum adder consists of log2n+1 levels where block size the doubles on each subsequent 
level. An example of 4-bit COSA is shown in Fig. 1.6. 
For purpose of describing COSA logic, the carry and the sum would be denoted as  qCi and qSi, 
where q is assumed tu be the value of the previous carry, i is the bit number in a given level and 
subscript would be used to differ previous level values. At first level, both possible sum and carry  
outputs  are  calculated  for  every  bit,  except  the  least  significant  bit  where  correct  values  are 
calculated immediately. Therefore correct S1 and C1 can be selected subsequently in the next level. 
Other 1-bit blocks are merged into 2-bit blocks with bit positions i and i+1 that are formed by 
following rules. If carries from the previous level are equal  0Cpi =  1Cpi then next level sums and 
block carries are selected from the previous level results 0Si+1  = 1Si+1  = CiSp(i+1) ,  0Ci+1=1Ci+1 = CiCp(i+1). 
Else if  0Cpi ≠ 1Cpi, sum and carry can not be determined, so both possible values have to be passed 
to next level. This procedure continues in a similar way in the following levels, until all correct 
sums have been determined.
For large values of n conditional sum adders are usually used in combination with other adders 
because of  rapidly growing fan-out with each additional level added. 
1.7 Carry-select adder
The principle of a carry-select adder is similar to the conditional sum adder. In fact, COSA can be 
considered as a special case of carry-select adder. Input n bits are divided into smaller m-bit groups. 
These groups do not have to be of the same size, groups close to the most significant bit should be 
larger to achieve balanced delays. Assuming that carry-in is either 0 or 1, each group computes two 
sets of sums and carries. When carry-out of previous block is known, the circuit selects the correct 
output set. 
The carry-select  adder  basically uses  2 adders  to  get  sum and carry-out  values,  but  there is 
possible logic sharing to reduce its size. Carry-select adder principle is often used in combination 
with other principles, like carry-lookahead to produce required speed/size ratio. These hybrid adders 
reduce construction problems of pure adders, however there is always performance loss compared 
to the non-hybrid designs.
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Fig. 1.6: 4-bit conditional sum adder
1.8 Parallel-prefix adders
Parallel-prefix  adders  are  a  group  of  adders  that  calculates  carries  as  a  prefix  problem.  An 
operator  '•'  is  used  to  determine  values  of  carry-generation  and  carry-propagation  signals.  To 
describe this operator blocks of carry-generation/propagation Pi:j and Gi:j have to be defined:
G j : i={ G iG j : k1P j :k1⋅Gk : ji} if i= jif i≤k j (1.11)
P i : j={ P iP j : k1⋅P k : i} if i= jif i≤k j (1.12)
If i ≤ k < j, the operator '•' or the prefix sum is defined as:
[Gj:k+1, Pj:k+1] • [Gk:i, Pk:i] = [Gj:k+1 + Pj:k+1Gk:i, Pj:k+1Pk:i] = [Gj:i, Pj:i] (1.13)
One of the properties of  '•' the asociativity, which means that P i, Gi and carries can be computed 
in parallel. At the last level the carry-generation signal is not necessary, so the operation to compute 
just  Pi would  be  denoted  as  '◦'.  Another  useful  property  of  the  prefix  sum  is  idempotency. 
Idempotency means  that  there  may be  overlapping inside  blocks.  This  is  useful  in  parallelism 
enhancing. 
Implementations  of  PPA algorithms  can  vary to  achieve  optimal  speed/size  ratio.  The  main 
differences   between them are  in  the  prefix  trees,  where the  blocks  Pi:j and  Gi:j are  computed. 
Currently, the most commonly used prefix trees are Brent-Kung tree and Kogge-Stone tree. These 
trees are visualized in  directed acyclic graphs(DAG). 
The  Brent-Kung  tree,  that  is  shown  in  Error:  Reference  source  not  found,  uses  tree-like 
redistribution of carries. However this implementation is not ideal in very fast circuits, due to the 
long interconnections and quite long critical patch.
The Kogge-Stone tree that is  shown in  Fig.  1.8,  is  one of the fastest  adders used in current 
technology. On the other hand speed gains are at cost of larger total area size and possible wiring 
problems. 
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Fig. 1.7: 8-bit Brent-Kung prefix tree [2]
1.9 Carry-save adder
A carry-save adder is used to add more than two operands simultaneously. To reduce the delay, 
the carry-save adders generate partial sums and carries separately,  only in the last step carry is 
propagated.  Therefore  the  carry-save  adder  consists  of  multiple  one-bit  full-adders  without  the 
carry-propagation chain that receives three operand inputs and produce partial sums and carries. At 
the last level these partial results are added by one of conventional adders, e.g. carry-lookahead or 
carry-ripple.  There  are  several  implementations  of  carry  save  adders  that  usually  differ  in  the 
arrangement  of  full-adder  units,  the  most  common  are  linear  and  tree  arrangements.  The  tree 
arrangement is often used in fast multiplication. 
1.10 Speed/size comparison between types of adders
Table 1.3 shows a table with adders and their basic performance parameters [8]. PPA stands for 
parallel-prefix adder and the bit-size of adder is denoted as n. Reference block for calculations is 4-
bit block. These values are dependent on actual implementation and used technology so constants in 
table may be quite different.  Anyway this  table implies that parallel-prefix adders are the most 
efficient  adders  and  a  proper  prefix  tree  should  be  chosen  after  consideration  of  circuit 
requirements. 
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Fig. 1.8: 8-bit Kogge-Stone prefix tree [2]
Table 1.3: Size/delay comparison of adders [8]
Adder Delay Size
Full-adder 2 7
Ripple-carry adder 2n 7n
Carry-skip adder 8n
Carry-select adder 14n
Carry-lookahead adder 4log(n) 14n
Conditional sum adder 2log(n) 3nlog(n)
PPA-Kogge-Stone 2log(n) 1,5nlog(n)
PPA-Brent-Kung 4log(n) 10n
4√n
2,8√n
2 Residue number system
2.1 Basics
There are several different number systems used in computer arithmetic: conventional like two's 
complement, one's complement and sign and magnitude or unconventional like redundant signed 
digit number system and others. The residue number system or RNS belongs to the second group. 
In RNS, large integers are split into the small residues of division by moduli. After that, certain 
mathematical operations can be more parallelized and thus more efficient. Mathematical  operation 
that determines residues is called modulo and is written as:
xi=X mod mi. (2.1)
Where mi is the modulus from the moduli set, xi is the remainder or that residue and X is the 
divided integer. If q is a quotient of division then following applies:
X= q.mi + xi. (2.2)
Examples of this operation are: 7 mod 3 = 1, or 9 mod 5 = 4. This set of residues should be 
correctly denoted as the set  of the least  positive residues modulo m but in the latter  text these 
residues are assumed to be the only residues in use. So assuming a set of N pairwise relatively 
prime moduli {m1, m2, ..., mN} greater than zero and M as the product of the moduli, every number 
X < M can be uniquely represented in the RNS as set of residues xi,  1 ≤ i ≤ N. M is also the 
dynamic range of  the RNS, for unsigned numbers it is [0, M – 1]. If the moduli are not pairwise  
relatively prime then the representations in the residue number system will not be unique. Examples 
of the residue number system representations of numbers using relatively prime and non-prime 
moduli  are  shown in  the  Table  2.1.  For  moduli  mi =  {2,4},  the  dynamic  range  is  8,  but  the 
representations of X = 0, 1, 2, 3 are the same as the representations of X = 4, 5, 6, 7, while by using  
the moduli mi = {2,3} with the dynamic range M=6 results in the 6 possible unique representations. 
Regarding negative numbers, it is possible to represent them in the RNS. The notation methods 
are similar to those in conventional arithmetics: radix complement, diminished-radix complement or 
sign-and-magnitude.  Their  advantages  and disadvantages  also occur  in  the RNS representation. 
However determination of a sign is more complicated than with conventional notations. This is one 
of the problematic parts in RNS applications.
Another  fundamental  area  of  the  RNS theory is  the  Chinese  Remainder  Theorem (CRT).  It  
proves  that  with  the  properly chosen moduli,  every number  within  the  dynamic  range can  by 
represented  uniquely.  The  CRT  can  be  also  used  in  other  operations,  most  notably  reverse 
conversion. 
The Chinese remainder theorem is decribed in [1] can be written as following:
Suppose  a  set  of  pairwise  relatively  prime  integers  is  noted  as  m1,  m2,  …,  mN,  where
M=∏ Ni=1m i and  x1, x2, …, xN and k are integers. Then there is exactly one integer, X, that 
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Table 2.1: Residues for relatively prime and non-prime moduli
X Relatively prime moduli Relatively non-prime moduli
0 0 0 0 0
1 1 1 1 1
2 0 2 0 2
3 1 0 1 3
4 0 1 0 0
5 1 2 1 1
m1=2 m2=3 m1=2 m2=4
satisfies the conditions
k ≤ X ≤ k + M 
xi = |X|mi  1 ≤ i ≤ N. (2.3)
The CRT can by also formulated in an alternative form:
X =∣∑
i=1
N
w i x i∣M (2.4)
Where X is represented by a residue representation <x1, x2, …, xN>, xi = X mod mi and is given 
for certain weights wi. This formulation is used in reverse conversion. 
Although  implementation  of  RNS  in  digital  circuits  brings  several  advantages,  mostly  in  a 
parallelism and usage of the smaller basic arithmetic units, there are some disadvantages. The most 
obvious setback is conversion from/to RNS that requires additional logic that increases the delay.  
Another problem is comparison of numbers, since the RNS is neither positional nor weighted. This 
problem  also  implies  difficulties  in  division  and  sign  determination,  where  comparison  is  an 
essential part of these operations. RNS also has tendency to overflow during calculations so this has 
to be solved in the design.
2.2 Moduli set selection
From a mathematical point of view the best moduli are prime numbers. In computer applications,  
the moduli sets should be selected for both balanced and efficient representation. A balanced moduli 
set means that there should be the smallest possible differences between the moduli, while efficient 
moduli have minimum wasted combinations of binary encoding range, for example the moduli 8 
has efficiency 8/8 but the number 9 has much worse efficiency, 9/16. Another considerable factor in  
moduli  selection  is  that  certain  moduli  may  simplify  the  implementation  of  the  arithmetic 
operations. Moduli mi= 2i - 1 is often chosen, since it is acceptable for arithmetic and it has quite 
good efficiency. To achieve that 2j - 1 and 2k – 1 would be relatively prime, j and k have to be 
relatively prime also. Another popular moduli set is {2n - 1, 2n, 2n + 1} with good balance. 
Putting all that together there will be at least four factors to consider during moduli selection. 
Chosen moduli must have their dynamic range large enough and RNS representations have to be 
unique. After that efficiency and balance should be considered. The third factor is the compatibility 
of arithmetic units  for the RNS with conventional arithmetic. The last  factor is that the size of  
resides and therefore moduli should be kept relatively small to reduce carries between bits. The 
final selection of moduli depends on the requirements of a particular application.
2.3 Arithmetic in RNS
The complexity of implementation is  different  for every operation.  Addition,  subtraction and 
multiplication  can  be  easily  implemented  with  optimally  selected  moduli.  Division  is  more 
problematic.
 
2.3.1 RNS addition
Addition is performed by conventional addition of corresponding residues in parallel. Carry-out 
in not propagated through digits. The RNS addition, with the given moduli set {m1, m2, …, mN} is 
defined as:
X + Y  = <x1, x2, …, xN> + <y1, y2, …, yN>= <z1, z2, …, zN> = Z. (2.5)
Where X, Y are the addend and augend, xi, yi are the computed residues assigned to moduli mi 
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and zi is one number from the RNS representation of result Z and  z i = Z mod mi = (xi + yi) mod mi. 
This approach also solves overflow problems. For example, with the moduli set {2, 3, 5}, addition 
of numbers 5(RNS representation <1,2,0>) and 7 (RNS representation <1,1,2> would result in the 
RNS representation of 12, <0,0,2>. 
2.3.2 RNS substraction
Subtraction can be accomplished similarly to addition, the only difference is that the subtrahend 
is negated and added to the minuend. This is easy to implement especially in radix complement or 
diminished radix complement representations of negative numbers. If sign-and-magnitude notation 
is used, a small modification is required. The sign bit is fanned out to the all residue representations 
and  addition  then  continues  with  the  conventional  sign-and-magnitude  algorithm for  unsigned 
numbers.
2.3.3 RNS multiplication
Multiplication is also easy to implement in the RNS. There are similarities to addition again, only 
multiplication is used instead of addition of the corresponding residues. If the moduli set is {m1, m2, 
…, mN}, X and Y are the multiplied numbers,  xi,  yi are the computed residues assigned to the 
moduli mi and zi is the one number from the RNS representation of result Z and  z i = Z mod mi = (xi 
× yi) mod mi, then definition of multiplication in the RNS would be:
X + Y  = <x1, x2, …, xN> ×  <y1, y2, …, yN>= <z1, z2, …, zN> = Z. (2.6)
An example for the RNS multiplication would be: for multiplying 7 × 3 and moduli set {2, 3, 5}, 
the RNS representations are <1, 1, 2> for 7, <1, 0, 3> for 3 and result is <1, 0, 1> in residue 
notation or 21 in conventional notation. 
2.3.4 RNS division
As mentioned before, division is much more complicated than other basic arithmetic operations. 
Most  division  algorithms  use  a  sequence  of  subtractions,  magnitude  comparisons  and  digit 
selections. Since RNS is nether positional, nor weighted, the comparison required for division is 
also quite problematic.  The most basic way to perform division is by converting numbers to a 
conventional number system and then back to RNS. However conversion increases the delay and 
thus the efficiency is lower than in conventional systems. Direct algorithms would be preferred but 
currently  all  algorithms  essentially  require  conversion  from/to  the  RNS  and  compared  to 
conventional division they are not very effective.
It  is  obvious  that  RNS  implementations  are  especially  effective  in  addition/subtraction  or 
multiplication  of  large  numbers  where  it  saves  logic  area  and  reduces  delay  as  during  the 
computations  of  these  operations  smaller  adders/multipliers  are  required.  Moreover  greater 
parallelism can be further increase of efficiency. These advantages can often outweigh losses during 
conversion. This means that RNS can be applied in systems that require mostly addition/subtraction 
and multiplication, but where division and comparison are less often required. Conversion delay 
and additional logic requirements are another factor that should be considered in selection between 
the RNS and conventional processors. An example of a generic RNS processor is shown in Fig. 2.1.
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2.4 Forward conversion
Conversion is  one of  the most  crucial  parts  of RNS, because inputs  and outputs are  usually 
required to be in the conventional form. The operation that splits binary or decimal integers into 
RNS  representation  is  called  forward  conversion.  In  mathematics,  the  results  are  achieved  by 
division with moduli as the divisors. This can be applied as a computer algorithm, but in digital 
circuits, division is a time consuming operation, so other ways of conversion are preferred. The 
implementation of forward conversion depends on the moduli  set.  Arbitrary set  can use lookup 
tables beside combinational logic, or a combination of both.
2.4.1 Arbitrary moduli set
Arbitrary moduli sets are used in applications where special moduli sets may be problematic and 
a large dynamic range is required. Forward conversion of numbers with respect to arbitrary moduli 
set  is quite complex and more resource consuming than conversion for special  moduli  sets. To 
speed-up transformation process look-up tables may be used. These tables are usually implemented 
as ROM modules and stores possible values of required residues. These values are selected and then 
used in subsequent computing. There are several possible implementations of this principle – serial, 
sequential, in parallel or combined. The most basic one is a sequential table-lookup converter. This 
design consists of a counter,  a look-up table that stores all  the values |2 j|m,  a modular adder to 
calculate partial sums and an accumulator register.This design is low performance, but simple and 
requires minimal logic area.
To enhance performance it  is possible to add another pipe-line to this  design.  For maximum 
performance the parallel designs are ideal, but higher cost may be drawback in extreme low cost  
systems. To process input X in parallel, its partitioning is required. After that whole vector can be 
computed simultaneously using multiple look-up tables and a multi-operand adder. The structure of 
parallel table-lookup converter is shown in Fig. 2.2. Integer X is there divided into k blocks noted 
as Bj, that are simultaneously computed in separate channels and added with the adder tree called 
multiple-operand adder. This is the most extreme form of parallel design with opposite speed/cost 
philosophy than the sequential look-up table converter. There are many other implementations of 
the sequential-parallel look-up table converters between these two that are compromise between 
low performance and high cost. Another possibility uses periodicity of residues, integer X is again 
partitioned into smaller blocks, but their  size is now determined by the periodicity of modulus. 
These blocks are subsequently added and converted.
Forward conversion for arbitrary moduli sets can be also done by using of combinational logic 
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Fig. 2.1: General structure of RNS processor
only,  without  lookup tables.  These circuits  use modular  exponentiation in  conversion.  Modular 
exponentiation uses fact that the residue set for any binary number can be determined from the 
residues  of  powers-of-two representation  of  that  binary number.  This  is  used  to  create  a  logic 
functions derived in [4] in the following form:
∣2N∣m=∣g sn−1 , sn−2 , ... , sn−k2
2n−k−1 sn−k−1 ...2
21 s120
s
∣m={
g0 sn−1 , ... , sn−k  sn−k−1 ... , s0
or
g1 sn−1 , ... , sn−k  sn−k−1 ... , s1 s0
or
...
or
gn−1sn−1 , ... , sn−k sn−k−1 ... , s0
}     (2.6)
Where g, g0 – gn-1 are logic functions, m is chosen modulo and N is n-bit number, sn-1, sn-2, …, 
s0. Partial residues are then generated from these functions. The bits that comprise the residues are 
then multiplexed and sent to the modular adder for processing. The block schema of sequential 
implementation of forward converter, that uses combinational-logic only, for N=4 is shown in Fig.5. 
There are other realizations of this conversion method. Parallelization can be achieved similarly to 
lookup  tables  implementations  by  dividing  calculations  into  separate  channels.  Actual  chosen 
architecture depends on the requirements of the specific application, but basic principle is that, the 
sequential circuits are slower, but smaller and good for low cost solutions, while the parallel circuits 
are  faster  and more  expansive.  Currently circuits  that  use  a  combination  of  lookup  tables  and 
combinational logic are used more often than those with pure combinational logic for conversion.
2.4.2  Special moduli set {2n − 1, 2n , 2n + 1}
Special  moduli  sets  like {2n − 1,  2n ,  2n + 1},  almost  always consist  of combinational  logic 
circuits  only.  The  conversion  of  the  special  moduli  set  {2n −  1,  2n ,  2n +  1}  is  quite  easy to 
implement and does not require complex computations. These moduli are also referred as low-cost 
moduli. If X is represented as an n-bit binary number, xn−1 xn−2 · · · x0 , expression of its residue with 
respect to modulus m is:
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Fig. 2.2: Parallel lookup-table converter [4] 
|X|m = |xn−1 xn−2 xn−3 · · · x0 |m (2.7)
By using the properties of RNS this expression will be equivalent to:
|X|m =| |2n−1 xn−1|m + |2n−2 xn−2|m + |2n−3 xn−3|m + . . . + |20 x0|m |m. (2.8)
Since xi is a binary number, the only values i can have are 1 or 0. This means that the only 
numbers that have to be computed are |2i|m, that are subsequently added up with reduction relative to 
moduli. 
A simple hardware circuits can be realized with modulo 2n – 1. Determination of the residues is 
quite simple and can be calculated by following: The residue of any number 2m where m ≠ n, can be 
determined by equation
∣2m∣2n−1=∣2
nqr∣2n−1=∣∣2
nq∣2n−1×∣2
r∣2n−1∣2n−1=1×∣2
r∣2n−1 (2.9)
Where q = [m / n] and r is the remainder form division. 
Computation of residues with respect to modulo 2n + 1 is similar.
 ∣2
m∣2n1=∣2
nq∣2n1×∣2
r∣2n1={2r if q is even2n1−2r if q isodd } (2.10)
Where m ≠ n, m = nq + r and q = [m / n]. If q is odd,  2n + 1 has to be added to the result to make 
it positive. 
From above it is clear that the moduli set {2n − 1, 2n , 2n + 1} conversion is quite simple and easy 
to implement.  With this moduli set any integer X is uniquely represented in the dynamic range M= 
[0, 23n − 2n − 1] by residue set {r1, r2, r3}, where ri = |X|mi and bit-size of X is 3n.The residue r2 can 
be determined right away since it is represented by the least significant n bits. Calculation of r1 and 
r3 requires dividing integer X into three n-bit vectors B1, B2, B3 first.
X = B1 22n + B22n + B3
B1=∑
j=2n
3n−1
x j 2
j−2n
B2=∑
j=n
2n−1
x j 2
j−n
B3=∑
j=0
n−1
x j 2
j (2.11)
The residue r1 can be then calculated using following expressions:
∣22n∣2n1=∣2
n∣2n1∣2
n∣2n1=∣2
n1−1∣2n1∣2
n1−1∣2n1=−1−1=1
this also implies that ∣2n∣2n1=−1 so:
r1=∣X∣2n1=∣B1 2
2nB2 2
nB3∣2n1=∣∣B1∣2n1∣2
2n∣2n1∣B2∣2n1∣2
n∣2n1∣B3∣2n1∣2n1=∣B1−B2B3∣2n1
The residue r2 can be calculated similarly:
if ∣2
2n∣2n−1=∣2
n∣2n−1∣2
n∣2n−1=∣2
n−11∣2n−1∣2
n−11∣2n−1=1 . 1=1 and ∣2
n∣2n−1=1 then:
r3=∣X∣2n−1=∣B1 2
2nB2 2
nB3∣2n−1=∣∣B1∣2n−1∣2
2n∣2n−1∣B2∣2n−1∣2
n∣2 n−1∣B3∣2n−1∣2n−1=∣B1B2B3∣2 n−1
Equations to determine residues are then:
r1=∣B1−B2B3∣2n1
r2=∣B3∣2n
r3=∣B1B2B3∣2n−1
(2.12)
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Implementation of forward conversion then requires only several  modular adders. One example 
of {2n − 1, 2n , 2n + 1} converter is shown in Fig. 2.3.
2.5 Reverse conversion
Final outputs of calculations are usually required to be in a conventional format. The process that  
handles translation back from RNS is called reverse conversion. This process is quite difficult and 
belongs to the limitations of RNS. There are several methods for reverse conversion but most of  
them are  just  modified  of  two basic  methods,  the  Chinese  Reminder  Theorem (CRT)  and  the 
Mixed-Radix Conversion (MRC). These methods may seem straightforward from a logical point of 
view, but their realizations do have drawbacks and they are, compared to forward conversion, both 
complex and slow. 
2.5.1 Arbitrary moduli set
Conversion based on CRT and its second formulation with a slight modification:
X =∣∑
i=1
N
x i X i∣M (2.13)
Where Xi = |Mi-1|mi  Mi and Mi is defined as Mi = M/mi, for moduli set {m1, m2, …, mN} with 
product M. |Mi-1|mi is the multiplicative inverse and is define by ||Mi-1|miMi|mi = 1. Then the searched 
number can be determined from the equation that is from [5]:
∣X∣M=∣∑
i=1
N
xi∣M i
−1∣mi M i∣M (2.14)
This also reveals a main problem of CRT application: The possibility of modular reduction of 
very large numbers relative to large M. 
The CRT based conversion can be implemented as follows. Residues,  x i,  are multiplied with 
constants Xi and added using a multi-operand modular adder to get the result. Cost and size of the 
multipliers can be reduced, because one operand of the multiplication is always constant. This leads 
to the usage of specifically optimized multipliers or look-up tables as replacement. This can lead to 
a pure combinational-logic, all-ROM or combined designs, depending on the actual application. 
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Fig. 2.3: {2n − 1, 2n , 2n + 1} forward converter [4]
Fig. 2.4 shows an example of ROM-based CRT converter. For higher performance carry-save adder 
trees can be used. 
Mixed-radix conversion is based on conversion from RNS to mixed radix number system (MRS) 
after that a subsequent conversion to conventional notation is needed. This method uses the relation 
between mixed-radix system and RNS and the fact that  MRS belongs to the weighted number 
systems. Any integer X can be expressed uniquely in the MRS as 
X = (zN, zN-1, …, z1).
That can be interpreted as
X = zNrN-1rN-2...r1 + … + z2r1 + z1 (2.15)
Where rN, rN-1, …, r1 are the radixes and 0 ≤ zi < ri. Transformation of residues to mixed-radix 
digits is done by following equations:
z1 = r1
z2 = ||m1-1|m2(x2 – z1)|m2
z3 = ||(m1m2)-1|m3 (x3 – (z2m1 + z1)|m3
zN = |(m1m2...mN-1)-1|mN |(xn – (xN-1mN-2...z2m1 + z1))|mN (2.16)
Since  every  zi determination  requires  having  zi-1 already known,  the  MRC has  a  sequential 
approach. To reduce cost the N multiplicative inverses can be pre-computed and stored in ROMs or 
other  memory  modules.  Number  in  mixed-radix  form  can  be  then  easily  converted  to  the 
conventional system using equation 19. The design of the mixed-radix reverse converter for N=4 is 
shown in Fig. 2.5. 
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Fig. 2.4: ROM-based CRT reverse converter [4]
ROM ROM ROM
Multi-operand Modular Adder
x1 x2 xN
|x1X1|m |x2X2|m |xNXN|m
X
2.5.2 Special moduli set {2n – 1, 2n, 2n + 1}
Reverse conversion of RNS numbers that use special special moduli set {2n – 1, 2n, 2n+1} is s 
amplified variant of the CRT. Equations that determine X depends on (x1 + x3) and can be expressed 
for moduli set {m1, m2, m3}, according to [4] as
∣X∣m={∣M2 
m2 m3
2
x1−m1 m3 x2
m1 m2
2
x3∣
M
if x1x3 is odd 
∣
m2 m3
2
x1−m1 m3 x 2
m1 m2
2
x3∣
M
if x1x3 is even} (2.17)
The generic architecture for its implementation consists of CSA trees, multiplexer and multi-
operand CPA as shown in Fig. 2.6.
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Fig. 2.5: Mixed-radix reverse converter (N = 4)
Fig. 2.6: Generic reverse converter for {2n - 1, 2n, 2n + 1} moduli set [4]
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3 RNS addition
3.1 Arbitrary modulus 
Addition in RNS that is using an arbitrary moduli set is quite inefficient. Its implementations are 
usually slower and larger than equivalent  conventional adders.  Due to  possible  presence of the 
overflow, there are two different ways to calculate the results of addition in the RNS. With given 
moduli m and added numbers 0 ≤ A, B < m, the RNS addition is defined as:
∣AB∣m={AB if ABmAB−m if AB≥m} (3.1)
This  essentially  requires  two different  adders  to  perform the  addition  in  RNS, but  there  are 
several possible optimizations and logic sharing. This can be done, because in the most cases the  
modulus  is  known  during  design  process.  Anyway  the  special  moduli  sets  are  much  more 
worthwhile in the RNS addition.
3.2 Addition modulo 2n
The modulus 2n is one of the most useful modulus in RNS arithmetic. The addition performed 
using this modulus is the simplest and the most straightforward, since it is basically a conventional 
addition without determination of the most significant carry bit. This means that the implementation 
of addition modulo 2n is almost the same as the implementation of regular adders. An example of 
4bit CLA that utilize addition modulo 2n is shown in Fig. 3.2.
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Fig. 3.1: 4 bit carry-lookahead adder for modulo 2n addition
3.3 Addition modulo 2n – 1
Modulo 2n – 1 adders are also quite efficient and can be designed with the speed/size parameters 
almost same as conventional adders. There are three different way of handling the results depending 
on the sum of added integers:
– 0 ≤ A + B < 2n – 1
– A + B = 2n – 1
– 2n – 1 < A + B < 2n+1 -2.
The first case does not need any additional operations after the addition, the result is correct. The 
latter two require being incremented by 1 to get the correct result. Detection of the third case is  
simply done by the carry-out bit. The second case is little bit more complicated and can be done by 
accepting two representations of zero, where 2n – 1 is the second one or by implementing some 
specific solutions. Two zero representations are not usually desirable.
3.3.1 Rippe-carry adder modulo 2n – 1
The modulo 2n - 1 ripple-carry adder uses Cout, the most significant carry bit for detecting if the 
modulus has been exceeded. The result is equal to the modulus 2n – 1 when the propagation signal 
of i-th input bits Ai and Bi, Pi = Ai Bi = 1.  The signal that determines whether an increment is⊕  
required is then Cout + P0:n-1, where P0:n-1 is the logical product of all Pi signals. The structure of 
modulo 2n-1 ripple adder with only 1 representation of zero is shown in Fig. 3.2.
3.3.2 Carry-lookahead adder modulo 2n – 1
Due to the exclusivity of carry propagation and generation signals Pi, Gi, a carry-lookahead adder 
can perform the addition moduli  2n – 1 in one cycle with the same gate delay as conventional 
adders.  There  is  some  additional  logic  required,  but  it  has  rather  small  area  costs.  Cout  and 
detection of the moduli 2n - 1 as the result is done in the carry-lookahead logic.  Fig. 3.3 shows a 
CLA modulo 2n – 1 for n = 3 with two possible zero representations and thus reduced logic costs. 
3.4 Addition modulo 2n + 1
Modulo 2n + 1 adders are usually the slowest and the most complicated adders from the moduli 
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Fig. 3.2: Ripple-carry adder modulo 2n – 1 [4]
set {2n - 1, 2n, 2n + 1}. This means that it is especially important to design them efficiently, because 
they are determining the speed of whole RNS addition. There are two different ways of performing 
addition modulo 2n + 1.
3.4.1 Carry-lookahead adder modulo 2n + 1
The first one is by converting RNS representation into diminished-one representation and then 
performing the addition itself in this notation. a positive number X is in diminished-one notation 
represented as the binary form of X – 1, while zero is forbidden or has unique representation with  
an additional bit usage. The addition modulo 2n + 1 of two integers A and B, in the diminished-one 
representation Ad, Bd would be:
∣AB∣2n1={  AdBd11 if AB2n1 AdBd1−2n if AB2n1} (3.2)
2n  is  the  carry-out  bit  so  its  subtraction  can  be  simply  done  by  setting  it  to  0.The  main 
disadvantage of this method is the conversion cost, but it can be specifically optimized for modulo 
2n + 1. The carry-lookahead adder (CLA) modulo 2n + 1 consists of three stages: preprocessing, 
lookahead, summation. A possible design of the CLA modulo 2n + 1 is shown in Fig. 3.4. 
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Fig. 3.3: Modulo 2n − 1 carry-lookahead adder for n=3 [4]  
3.4.2 Parallel prefix adder modulo 2n + 1 
A direct addition modulo 2n + 1 is also possible. The problem of this approach is that it is quite 
difficult to design an adder that adds A + B and A + B – 1 with high efficiency. Another problem is 
the selection of the correct result. There are three cases of the result distinguished, if A, B are inputs  
and X is denoted as X = A + B – (2n + 1): 
∣AB∣2n1={X if X≥02n∣X 1∣2n if X=−1∣X 1∣2n if X−1 } (3.3)
This is implemented by using a carry-save adder to reduce three operands, A, B, - (2n + 1) to two, 
connected to a parallel prefix adder with an additional level of prefix operators for the correction 
phase. The correct case is then selected by additional logic. An implementation of this approach is 
shown in Fig. 3.5.
There are many other different implementations of adders that work with special moduli set {2n - 
1, 2n, 2n + 1} and their complexity and speed may vary. Selection of proper design depends on the 
specific application and its requirements. 
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Fig. 3.4: CLA modulo 24 + 1 [7]
Fig. 3.5: Modulo 2n + 1 parallel prefix adder [4]
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4 Digital signal processing
4.1 Digital signal processing in RNS
Digital  signal  processing  (DSP)  is  used  to  execute  the  requested  operations  on  the  discrete 
signals.  These operations  are  usually filtering,  compensating signal  losses,  removing defects  or 
preparing signal for another system component. Digital signal processors can also work with analog 
signals but these signals has to be sampled first. The sampling is the transformation of a continuous 
signal property to a set of values that approximately describes that signal, thus its reduction to a  
discrete  signal.  This  may  lead  to  a  signal  distortion,  but  with  the  proper  sampling  rates  and 
algorithms, the resulting digital signal can be considered to be equal to the original one. The main 
advantages  of  this  approach  are  flexibility  and  simplicity  of  its  implementation.  DSP is  used 
basically in any field that works with the obtained data, for example in communications, sensor 
technology, security, engineering or audio, video and image processing. 
Algorithms used in  DSP are often quite  complex and hardware demanding.  This  means that 
performance belongs to the main requirements of signal processors, along with the cost, power 
consumption and flexibility.  Another concern is the security of the whole system. Usage of the 
residue number system might offer an improvement, especially in performance and power usage, 
moreover provides the basic security by default. Also some of its properties, like the absence of 
carries in arithmetic operations, are useful in the error detection.
This applies mostly in systems that use large amount of operations, which use is convenient in 
the RNS, namely addition,  subtraction and multiplication.  One of the systems that  meets these 
requirements is image processing.
The security is  provided by the fact  that  data  are  not  stored in  their  original  form and data 
decoding is problematic without knowledge of used moduli set. Systems with sensitive data have to 
use  more  effective  security  measures,  but  in  low risk applications,  RNS might  offer  sufficient  
security.
The block diagram of basic signal processor is shown in Fig. 4.1. The simplest DSP consists only 
from applying the chosen filter on an input signal. However, more advanced systems often require 
preprocessing and post-processing stages, for example analog to digital converters, digital to analog 
converters or amplifiers. A memory is used to fetch multiple data at the same time. 
A RNS processor  is  slightly different  than standard signal  processors.  The first  difference is 
presence of the converters between RNS and binary notation. The another one is that the signal is 
processed in parallel multiple modulo channels. Since most of the algorithms consist of low level 
arithmetic operations, the rules that are applied in the RNS signal processing are almost same as 
those in arithmetic operations.  The converters are often a disadvantage that prevents use of the 
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Fig. 4.1: Block schematic of digital signal processor
RNS,  but  there  are  systems  where  these  converters  have  a  minimal  impact  on  the  overall 
performance, since they are applied only at the beginning and the end of process. Thus, the speed 
gain advantage dominates the converters disadvantage. In Fig. 4.2, RNS-FC and RNS-RC refer to 
forward and reverse converters, respectively.
4.2 Image processing
Digital  image  processing  is  a  subcategory of  DSP.  It  consists  of  image  analysis  and image 
filtering or manipulation. An uncompressed image has a form of two-dimensional matrix where 
pixels are represented as values that determine the density of a given color. For the grayscale image, 
one  matrix  is  sufficient  while  standard  color  images  require  three  matrices,  because,  in  digital 
computing, colors are displayed in the RGB (red, green, blue) format. These values are usually 
represented by a 8-bit number, so their range is from 0 to 255.  
In image analysis these values are analyzed and algorithms are used to search for the special 
patterns like peaks or large differences between the neighboring values. The complexity of image 
analysis varies from simple defect search to face recognition or complicated diagnostic analysis in 
industry.
Another part of image processing is an image manipulation. This means operations like cropping, 
scaling, rotating, editing or merging multiple images together. Most of these operations are rather 
simple and don’t have extensive hardware requirements. 
The last part is applying filters on images. This part of image processing belongs to one of the 
objectives of this work and will be explained in more details in the next chapter.
4.3 Image filters
Image filters are used to transform the images to a desired form. Most of the filters are linear or at 
least they use some linear operations. Every linear image processing can be expressed as:
g=H⋅f , (4.1)
where f is the original image in vector form, g is the resulting image and H is the matrix that 
represents the filter itself. The vector form of an image is when an image of height M and width N 
is noted as a column vector of size M.N. The equation 1 can be then written in alternative form 
from [19]: 
g [α,β ]=∑
x= 0
M −1
∑
y= 0
N−1
f [ x,y ]⋅h [ x,α,y,β ] , (4.2)
where h is the impulse respond point spread function. Many linear filters can be expressed as a  
convolution matrix that is applied on a selected pixel and adjacent ones. Selected pixels are then 
multiplied by values from the convolution matrix and the result is the sum of these products. In 
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Fig. 4.2: Generic structure of RNS signal processor
certain cases the result is divided by a divisor, the constant for compensation also any value that  
exceeds 255 is set to 255 and similarly if it is a negative number, the value of color is set to zero.  
After that the next pixel is selected and same matrix is applied again.This procedure is decribed in  
[19].  The  new  values  are  stored  independently,  because  only  the  original  ones  are  used  in 
calculations.  Fig.  4.3 shows an  example  of  an  edge-detection  filter  application  on  a  randomly 
generated grayscale image. The numerical representations of both original  and result images are 
stated in Table 4.1. The first and the second pixels of modified image were calculated as follows: 
g (1,1 )=1⋅187+1⋅199+1⋅244+1⋅228−4⋅187=110
g (1,2 )=1⋅179+1⋅210+1⋅144+1⋅187−4⋅199=0  (4.3)
Obviously, it is problematic to use the same principle on the edges, so it is necessary to treat them 
individually. There are many simple ways to deal with them; such as setting them to a default value  
(the image will have thin a frame), ignoring them (the image will be slightly cropped) or using the 
original values from the unfiltered image. Others options include analyzing the filtered image or 
using an incomplete matrix.
The convolution matrices may have various sizes, but most used ones are 3×3 matrices since all 
common filters  can be defined in  this  format.  Also,  one  filter  might  be  expressed by multiple 
different matrices. Several well-known filters are shown in Table 4.2.
Convolution filters are not limited to the grayscale images but they are also usable in image 
processing of colored images. The described algorithm is not changed; the only difference is that 
the colored images are stored in three color channels so the selected filter has to be applied three 
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Fig. 4.3: Application of edge detect filter on generic grayscale image
Table 4.1: Numeric representation of original and filtered image
Original image Filtered image
55 187 179 51 116 172 161 x x x x x x x
228 187 199 210 76 2 93 x 77 0 0 115 255 x
159 211 111 92 91 20 226 x 0 64 162 0 255 x
102 12 6 118 123 117 64 x 255 219 0 0 0 x
91 108 2 28 110 198 17 x 0 255 255 87 0 x
165 2 252 199 178 208 185 x x x x x x x
Table 4.2: Common convolution filters [19]
Sharpen Blur Edge enhance
Divisor 0 -1 0 Divisor 1 1 1 Divisor 0 0 0
1 -1 5 -1 9 1 1 1 1 -1 1 0
0 -1 0 1 1 1 0 0 0
Edge detect Emboss Horizontal blur
Divisor 0 1 0 Divisor -2 -1 0 Divisor 0 0 0
1 1 -4 1 1 -1 1 1 3 1 1 1
0 1 0 0 1 2 0 0 0
times, once for each color. Fig. 4.4 shows a real colored image (a) with applied blur filter (b) and 
edge detect filter (c). However, the image filters implemented in practical part of this work will 
support grayscale images only due to device's limited memory. 
Image processing offers a large scale of other image enhancing procedures. These procedures can 
be quite complicated and extend possibilities of image processing, but they are not a subject of this  
work. 
4.4 Digital image processing in RNS
The main arithmetic operations used in image filters are addition, subtraction and multiplication, 
while division is required rarely at the end of process. This means that the advantages of RNS may 
be exploited in digital image processing. The RNS image processor follows the same rules as any 
other system that uses RNS, which means that every value representing image pixel is converted to 
the residual  form and stored in memory.  Then convolution filter  is  applied in  separate modulo 
channels and the required operations are modified to modulo operations. The output signals are then 
converted back to the standard notation and divided by a divisor if necessary. 
Once again, a proper selection of the moduli set is a very important task. Since the range of 
image pixel values is 0 to 255, the most straightforward choice of the moduli set seems to be special 
set {2n-1, 2n, 2n+1} with n = 3, but the dynamic range M = 504 may be insufficient in certain 
operations, like a blur filter where the maximal intermediate result may reach the value 2295. There 
are ways to bypass this limitation but it is better and more effective to select other moduli set. The  
simplest and probably the best solution is to increment n by one, but there are other possibilities as 
well,  that  includes  completely  different  moduli  sets.  The  moduli  set  {15,  16,  17}  provides  a 
dynamic range that should cover all regular filters. The downside of this set is greater memory 
consumption, when one number representation needs 13 bits of memory while moduli set {7,8,9} 
requires 9-bit memory blocks and regular notation only 8 bits. Also due to larger signals used in 
computations there is slight performance loss.
A generic RNS image processor consists of converters, memory storage and modulo filters. The 
application of the blur filter from Table 4.2 on the first pixel from Fig. 4.3 is shown in Fig. 4.5.
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Fig. 4.4: Color image before and after filtering
The RNS image processor designed in practical part implements two image filters, edge detection 
and blur. This processor is limited by FPGA's capabilities, so it supports only grayscale images with 
maximum size 255×255. Data transfer between FPGA and computer is provided by serial port and 
it  is  controlled  by  Matlab  scripts  on  computer  side.  Details  of  the  design  are  described  in 
Implementation chapter. 
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Fig. 4.5: Example of image filtering in RNS
5 Hardware
5.1 Spartan 3 starter board
Spartan  3  starter  kit  is  development  platform for  Spartan  3  Field-programmable  Gate  Array 
(FPGA). The board's main components are Xilinx Spartan 3  XC3S200 chip, 2 Mbit platform flash, 
programmable  configuration  PROM(programmable  read-only  memory),  1  MB  asynchronous 
SRAM(static  random access  memory),  RS-232 serial,  VGA and PS/2  ports.  The other  features 
include 4 digit seven segment display, 8 output led diodes, 4 buttons, 8 switches and 3 expansion 
headers. Clock signal is generated by 50 MHz crystal oscillator. PROM flash memory used for 
FPGA configuration is programmed through JTAG interface.[11]
5.2 Xilinx Spartan-3 FPGA
An  FPGA  is  a  digital  integrated   circuit  that  can  be  configured  and  programmed  after 
manufacturing  by  a  hardware  description  language  (HDL).  FPGA chips  are  not  restricted  to 
predetermined hardware functions and they can be modified to comply with new requirements. The 
first  FPGAs were  designed  in  1984,  but  they were  different  from today's  SRAM-based chips.  
Current high grade chips are made by the <30 nm technology process and may contain tens of 
millions logical gates.
Basic cells used for both  combinational and synchronous circuits are called configurable logic 
blocks (CLBs). These blocks are then made of slices. A slice contains two lookup tables (LUTs), 
that serve as logic function generators, two storage elements, in case of a Spartan 3 chip these 
elements are D-type flip flops and some additional logic for multiplexing and basic arithmetic.[13] 
The generic structure of the slice is shown in  Fig. 5.1. An FPGA is connected with rest of the 
system through IOBs or input/output blocks.
The Spartan 3 family FPGA was designed by Xilinx company in 2003. It contains five types of 
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Fig. 5.1: Generic slice structure
functional blocks.  The main elements are IOBs and CLBs, while other three are 18 Kbit block 
RAMs, two input 18 bit multipliers and digital clock manager(DCM) for operations with clock 
signals[13]. The architecture of Spartan 3 chips is shown in Fig. 5.2. 
The used device is  XC3S200 stored in fine pitch thin ball  grid array package with 256 pins 
(FT256). FPGA programming is performed through JTAG interface. The working clock frequency 
is 50 MHz. Other device characteristics are shown in Table 5.1. 
5.3 Asynchronous SRAM
The development kit's SRAM is composed from two 256K x 16 ISSI IS61LV25616AL chips[11]. 
The memory chips are made by CMOS technology and work asynchronously, so no clock signal is  
required. Each SRAM module is controlled by several signals, that are activated by logical 0 : chip 
enable  signal  CE,  write  enable  WE,  output  enable  OE and  lower/  upper  byte  access  LB,UB. 
Addressing is provided by  18-bit address and data transfer is handled by 16 inout tri-state ports. 
Memory chips on Spartan 3 development board share WE, OE and address ports. Byte access, chip 
enable and data signals are  separated for each chip. Memory access time is less than 10 ns, timing 
of read and write cycles is shown in Fig. 5.3 and time characteristics in Table 5.2.
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Table 5.2: Memory timing characteristics[14]
Read cycle time > 10 ns Write cycle time > 10 ns
Address access < 10 ns Address setup > 0 ns
Output hold time > 2 ns Data hold time > 0 ns
trc twc
taa tas
toh toh
Table 5.1: Spartan 3 FPGA capabilities
Gates 200000
Equivalent logic cells 4320
Slices 1920
Block ram size 216K
Dedicated multipliers 12
User I/O 173
Differential I/O pairs 76
Signal voltage range 1,2V-3,3V
Fig. 5.2: Architecture of Spartan 3 FPGA [13]
5.4 Serial port
The Spartan 3 starter  kit  is equipped with a serial  port DB9 connector.  DB9 is a DCE-style 
connector that communicates with a DB9 DTE connector through a serial cable or other newer 
standard ports, like universal serial bus(USB) through an alternative conversion cable. Transmission 
between the DB9 and FPGA is provided by the Maxim MAX3232 RS-232 voltage converter, that 
handles  differences  between  LVCMOS  or  LVTTL  signals  and  RS-232  voltage  levels[11].  A 
hardware flow control is not supported by connector.
The cable used for data transfer between the serial port and the computer is ATEN USB to Serial 
Converter. This cable is USB1.1 compliant, it has 96 byte buffers and can achieve up to 230 Kbps 
transfer speeds. 
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Fig. 5.3: Memory read and write cycles[14]
6 Implementation of RNS adders
6.1 Ripple-carry adders (RCA)
A standard ripple-carry adder (RCA) is designed as a chain of full adder cells where carry-out 
signal from the previous cell is connected to the carry-in of the next full adder. The first full adder 
cell has been replaced with half adder. This design is basically same for any adder size,  just the 
number of generated cells  is different.   RCAs should be the slowest adders but because of the 
optimizations made by XST, Xilinx synthesizer its performance is similar to other adders.
A modulo 2n RCA  is  essentially same as  a  standard  RCA, except  that  the carry-out  bit  is 
removed as  redundant.  This means that  the final  full  adder  cell  is  replaced by XOR circuit  to 
determine the last sum bit. 
The implemented  modulo (2n-1) RCA uses similar principle to the one proposed in chapter 3.3.1, 
and requires considerably more logic than the regular adder. It consists of two RCAs, where the first 
one  adds  addends  and  the  second  adds  one  to  the  result.  The  necessity  to  the  increment  is 
determined by the final carry-out bit of the first adder. Also, the signal propagate P0:n-1=A0:n-1 xor 
B0:n-1, where A,B are addends, is required to eliminate the double zero notation. 
A  modulo (2n+1) RCA requires even more logic. In the preprocessing level, the addends A and B 
are converted to the signals X, Y where X + Y = A + B – 1. This is done by a series of modified half 
adders that performs these operations: 
X0 = 0
Xi+1 = Ai OR Bi 
Yi = NOT(Ai XOR Bi), (6.1)
where X0 is fist bit of X vector and Ai, Bi, Xi, Yi represent i-th bit of corresponding signal.
X and Y are then added in the two-level RCA similar to the one used in modulo (2 n – 1) adder. 
All three cases where at least one addend is equal to 2n are treated individually as special cases. The 
final result is then selected by simple control logic. The block structure of modulo (2n+1) RCA is 
shown in Fig. 6.1.
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RCA chains are generated by command GENERATE, so their VHDL description is practically 
same for every size of adder, inputs are noted as A,B, sum and carry propagate signals as S, C:
fa:for i in 1 TO n-1 generate 
faton:full_add PORT MAP (A(i),B(i),C(i-1),S(i),C(i));
end generate fa;
fan:full_add PORT MAP (A(n),B(n),C(n-1),S(n),S(n+1));
Index i represents specific bit and value n is size of adder. These chains are greatly affected by 
XST optimizations, thus additional logic used in modulo adders design, together with the second 
level adder makes RNS RCA noticeably slower than a regular RCA, especially large ones. This 
means that RCAs are not suitable to be used in RNS-based signal processing applications.
6.2 Carry-lookahead adders (CLA)
The  regular  12-bit  carry-lookahead  adder  uses  pure  carry-lookahead  logic  for  carry 
determination.  The  carry  is  computed  by  a  combination  of  OR  and  AND  gates.  The  logic 
complexity significantly increases as the adder size increases. To prevent over-complexity, 24 and 
48-bit adders are made of slightly modified 12-bit CLA blocks as basic functional element. The 
carries between these blocks are rippled through, thus 24 and 48-bit CLAs are actually RCLA type 
adders. The 57-bit CLA follows the same principle but the basic blocks have a size of 14 and 15-
bits. 
 Modulo 2n CLA of any size is virtually same as a regular CLA without the final carry-out. 
The  blocks  are  smaller,  since  modulo  2n CLA calculates  with  signals  reduced  to  one  third, 
compared to regular adder. Two 8-bit CLAs are used in 16-bit RCLA and 19-bit modulo adder 
consists of 9-bit and 10-bit blocks.
The actual  design of  modulo  (2n –  1)  CLA has  some similarities,  but  there  are  also several 
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Fig. 6.1: RCA modulo 17 block scheme
differences to design in fig 3.3. The feedback is also incorporated into carry calculation instead of 
using a two-level design. In addition to the modified carry determination logic, several multiplexers 
are  required to  eliminate  double zero  notation.  These multiplexers  are  controlled by the  carry-
propagation signals (P), if all P signals are ones, the result is replaced by zeros. The VHDL code 
responsible for modified carry calculation of 4-bit adder is as following: 
C(0) <= G(0) or (P(0) and G(3)) or (P(0) and P(3) and G(2)) or
    (P(0) and P(3) and P(2)  and G(1));
C(1) <= G(1) or (P(1) and G(0)) or (P(1) and P(0) and G(3)) or
    (P(1) and P(0) and P(3)  and G(2));
C(2) <= G(2) or (P(2) and G(1)) or (P(2) and P(1) and G(0)) or 
    (P(2) and P(1) and P(0)  and G(3));
C(3) <= G(3) or (P(3) and G(2)) or (P(3) and P(2) and G(1)) or 
    (P(3) and P(2) and P(1)  and G(0)); 
In this example C represents carry signal while carry propagation and generation are noted as P 
and G. Larger adders design follows the same principle.  Modulo (2n – 1) CLA is a pure CLA for 
every  implemented  size.  To  achieve  design  simplification,  48  and  57-bit  adders  are  described 
through procedures instead of literal description.
Modulo  (2n +  1)  CLA uses  same  preprocessing  stage  as  modulo  (2n +  1)  RCA.  The  real 
implementation is completely different from the theoretical proposal in chapter 3 due to mistakes in 
its design, that caused incorrect carry calculation in certain cases, caused by wrong feedback.  In 
actual design the required feedback is calculated independently and then connected to the logic 
responsible for carry determination. Fig. 6.2 shows the logic used for feedback calculation in 4-bit 
modulo (2n + 1) CLA. Since the feedback circuit is quite complex in this type of modulo adder, its 
direct insertion into carry computation is complicated and probably would not end with visible 
improvements. Bits that represent input values 2n are dealt with use of special enable signals that are 
selected by XOR gates in the final result determination. 
6.3 Parallel prefix adders (PPA)
The general structure of a parallel prefix adder (PPA) consists of three stages: preprocessing, 
prefix tree computing propagation and generation signals  and the final  sum determination.  The 
preprocessing stage is basically a row of half adders (HAs), which have no connection between 
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Fig. 6.2: Feedback circuit in CLA modulo 17.
them. The outputs of these HAs are initial generate G and propagate P signals. These signals are 
then sent to the prefix tree that consists of Brent-Kung (BK) cells. Every BK cell has four inputs, 
two propagation and two generation signals from previouslevel and two outputs sent to next level.  
Logic equations of one BK cell with inputs PI1,PI2,GI1,GI2 and outputs GO and PO can be written 
as,
GO=GI1+PI1⋅GI2
PO=PI1⋅PI2 . (6.2)
VHDL procedure that represents BK cell is as following: 
procedure BK
 (signal GO, PO : out std_logic;
  signal GI1, PI1, GI2, PI2 : in std_logic) is
  begin 
    GO <= GI1 or (PI1 and GI2); 
    PO <= PI1 and PI2; 
end BK ;
The prefix tree is designed as the Sklansky's tree. All prefix trees, expect the one in 57-bit PPA 
are  generated  by Matlab  scripts  instead  of  VHDL generate  command,  so  every cell  is  defined 
individually for better performance results. 57-bit PPA uses VHDL generation of tree from [15] to 
achieve code simplification. XOR gate stage that determines the final result does not need signal P 
from directly connected BK cells so those at the end of prefix tree does not need to calculate the P 
signal. These blocks are called BK2 and they have input PI2 and output PO removed. The final sum 
is then determined by XOR operation between propagation signals from HA row and generation 
signals from the last stage of the prefix tree. 
Modulo 2n PPA is again a regular adder without the result's most significant bit. This means that 
the whole carry-out path has been removed.
Modulo (2n – 1) PPA exploits the prefix tree structure, thus only little additional logic is needed. 
This adder is based on adder from [15]. It  has been mentioned that its performance is close to 
regular adders. The potential addition of one, which is required in modulo (2n – 1) adders described 
in chapter 3, is selected by feedback signal that is the output from OR gate with propagate and 
generate signals from carry-out route as inputs. The increment is then performed by an additional  
prefix row. The block schematic of PPA modulo 15 is shown in Fig. 6.3.
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The implementation of  modulo (2n + 1) PPA is slightly more complex, the inputs are modified in 
the same manner as in modulo (2n + 1)  adders. Modulo (2n + 1) PPA is significantly modified adder 
from [15]. Other changes are: different feedback and logic that solves the cases when at least one of 
the inputs is equal to 2n. The rest of the adder use same methods of carry and modulo calculations 
as in modulo (2n – 1) PPA. Fig. 6.4 shows a prefix adder modulo 17, larger adders are essentially the 
same, just the prefix tree is expanded and the rest of the adder is adjusted for larger I/O. 
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Fig. 6.3: 4 bit modulo (2n-1) PPA
Fig. 6.4: Structure of PPA modulo 17
6.4 Forward converter
Converters are a fundamental part of every RNS processor. The designed forward converter has a 
structure such as that shown in Fig. 2.3. Modulo adders used in the design are two modulo (2n – 1) 
PPA   and two modulo (2n + 1) PPA . Modulo (2n – 1) channel uses a standard modulo PPA, whereas 
modulo (2n + 1)  conversion channel offers some space for optimization. Inputs of the first adder in  
conversion process have a maximal length equal to n-bit instead of standard (n+1)-bit. This fact 
allows to  eliminate the logic that process the inputs’ most significant bits. The second adder is used 
for the subtraction only, which can lead to reductions in the preprocessing stage. Combined with 
Xilinx synthetizer  XST optimization,  the resulting delay caused by forward  conversion is  only 
slightly higher than that of modulo addition in RNS. 
6.5 Reverse converter
The  reverse  converter  (RC)  is  usually  the  most  problematic  component  in  RNS processors. 
Although  performance  improvements  of  RC  are  an  important  target  in  development  of  RNS 
processors, the algorithms used for conversion are still quite complex. The used implementation is 
based on proposed RC from [9]. It exploits properties of Chinese Remainder Theorem and consists 
of two full-adder rows,  two CLAs, two circuits for increment, a selector and some additional logic. 
The residues are converted in two parallel processing paths, first one for n most significant bits, and 
the second for intermediate bits. The result's least significant bits are equal to residue from modulo 
2n channel. Full adder rows, noted as nFA are used for the first stage conversion. The results of this 
conversion are added using CLAs and incremented by one. The correct results are then selected by 
selector circuit. Selector's VHDL description is as follows: 
r1 <=(r11 and r12) or (not(r21) and not(r22) and r11) or (r21 and
 r22 and r12) or not(r21 or r11 or (r22 and r12));
r2 <=(r21 and r22) or (not(r11) and not(r12) and r21) or (r11 and 
r12 and r22) or not(r21 or r11 or (r22 and r12));
where  r11,r12,r21,r22 are carry-out  signals  from CLAs and increments  and r1,r2 are  control 
signals for multiplexers in the last stage.
The main advantage of this design is that multiplication or complex modulo operations are not 
required. The block schematic of the implemented reverse converter is shown in Fig. 6.5.
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6.6 Comparison results
The results of timing analysis and device utilization analysis are shown in  Table 6.1. The used 
LUTs and slices columns represent how much FPGA resources have been used. Altogether there are 
3840 LUTs and 1920 slices available.  Max delay represents the total  delay of the whole adder 
system. This  delay is   significantly larger  for  RNS adders due to  presence of  converters.  Max 
channel delay values indicate the  speed of addition only, thus regular adders have the same value in 
both columns. 
It is obvious that RNS adders are not usable as standalone components. However, more complex 
processors can take advantage of the fact that in certain cases addition in RNS modulo channels is 
much faster than the regular one. RNS PPA offers the best addition speed especially in 24 bit adder 
where  delay was  reduced by 27.1%.  Larger  adders  should exploit  RNS even further,  but  their 
performance is degraded due to the device's routing problems.
-45-
Fig. 6.5: Reverse converter block schematic
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Table 6.1: Results of area and performance analysis
Adder Used LUTs Used slices Max delay(ns) Max channel delay(ns)
12bit
RCA 41 21 13.766 13.766
RNS-RCA 333 169 33.563 13.205
Difference(%) 712.20 704.76 143.81 4.08
CLA 42 22 13.669 13.669
RNS-CLA 333 172 30.313 12.548
Difference(%) 692.86 681.82 121.76 8.20
PPA 40 23 13.867 13.867
RNS-PPA 319 163 30.123 12.051
Difference(%) 697.50 608.70 117.23 13.10
24bit
RCA 104 57 17.048 17.048
RNS-RCA 872 445 43.701 18.32
Difference(%) 738.46 680.70 156.34 7.46
CLA 101 55 17.727 17.727
RNS-CLA 885 457 43.322 15.613
Difference(%) 776.24 730.91 144.38 11.93
PPA 137 72 18.269 18.269
RNS-PPA 863 444 46.613 13.318
Difference(%) 529.93 516.67 155.15 27.10
48bit
RCA 230 128 22.071 22.071
RNS-RCA 1513 778 64.595 25.739
Difference(%) 557.83 507.81 192.67 16.62
CLA 231 128 21.906 21.906
RNS-CLA 1788 914 63.441 19.36
Difference(%) 674.03 614.06 189.61 11.62
PPA 248 134 20.945 20.945
RNS-PPA 1850 944 59.864 20.074
Difference(%) 645.97 604.48 185.82 4.16
57bit
RCA 287 163 22.153 22.153
RNS-RCA 1752 902 72.619 27.255
Difference(%) 510.45 453.37 227.81 23.03
CLA 282 157 23.636 23.636
RNS-CLA 2605 1629 65.499 22.175
Difference(%) 823.76 937.58 177.12 6.18
PPA 344 185 22.249 22.249
RNS-PPA 2033 1043 65.407 21.25
Difference(%) 490.99 463.78 193.98 4.49
7 Implementation of digital image processor 
7.1 Digital image processor
The implemented system for image processing provides hardware image filtering in an FPGA. 
There are several limitations caused by the insufficient FPGA resources. Images are limited to a 
grayscale  color  scheme  and  a  size  less  than  256x256  is  supported.  Also,  only  two  filters  are 
implemented, the edge detection and the blur. The blur filter is slightly modified, divisor is set to 8 
for better performance. However design can be easily extended, if needed. The main parts of the 
image processor are serial port driver(uart), memory controller, converters, filters and supporting 
infrastructure that controls proper data flow between these components. This infrastructure consists 
of three processes. The first process, RCV is responsible for writing a converted input image to the 
memory. The second one, SND, reads data from the memory and sends them to the serial port driver 
for  transmission  and  the  last  one,  filter_control  selects  proper  filter  and  handles  memory 
reading/writing during filtering. The block schematic of processor is shown in Fig. 7.1. 
The basic data flow is as following: first, the information about image size are sent, then the 
image is received through the serial port, every pixel is converted to the residue notation and written 
to  the  SRAM1 memory chip.  Upper  nine  bits  of  the  memory address  are  used  as  image's  X 
coordinate and lower nine bits as Y coordinate. During the receiving phase image edges are set to 
zeros in SRAM2. After image is received, the device is set to idle and waits for the control signals. 
If filter is chosen, the filter_control process reads image data from the SRAM1, filters them and 
writes filtered results to the SRAM2. When image filtering is finished, the device is set back to idle 
state. During this phase filtering process can be repeated or data from the SRAM2 sent back to a 
computer through the serial port interface.
Matlab functions for serial port control are used in the communication between the computer and 
the  FPGA on computer  side.  For  this  purpose  two  Matlab  scripts  were  written.  The  first  one 
determines image size, sends it to the device, then transforms image matrix to one dimensional 
vector, since data transfer of matrices is not supported in Matlab, and sends image through the serial 
port. The second script receives image data and reformat them back to the two dimensional matrix. 
In the next part of this work, each component would be explained in more detail.
7.2 Serial port driver (UART)
An UART (universal asynchronous receiver/transmitter provides a layer that translates raw input 
from serial port to format usable by other components and it has the same function in opposite 
direction. In addition it allows a limited control of the serial port and sends information about port's 
status. The parity check and asynchronous reset functions are available, but disabled in this design 
as redundant. The UART block was not designed in this work, preprogrammed one is used.
7.3 Forward and reverse converters
The converters for image processing application are based on those used in the first part of this 
thesis “Adder’s part”. The conversion takes place during data transfer through the serial port, which 
is much slower than the rest of the system. This means that presence of the converters does not have 
impact on filtering speed. 
The forward converter has reduced the number of used adders from 4 to 2. This was possible due 
to the fact that the inputs are only 8-bit wide, instead of regular 12-bit inputs. Also, the parallel 
prefix adder  modulo  17 was replaced by FPGA's  internal  adder  to  reduce the delay.  The PPA 
modulo 15 stayed in the design, as this combination of adders offered the best performance.
The reverse converters have an individually modified post-processing stage for each filter. In the 
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blur filter, the output signal is divided by 8 and the values that exceed 255 are set to 255. On the 
other hand, the edge filter requires a negative number support, so the reverse converter for edge 
filter accommodates this fact and limits output values to the range 0-255. 
7.4 Memory control
The memory is  controlled  by simple  logic  that  mostly consists  of  several  multiplexers.  It  is 
responsible for the proper memory chip selection and ensures that correct data are sent to the rest of  
memory inputs. Another function of the memory control is transferring data between memory inout 
ports and other components or processes. Read/write functions are controlled only by write enable 
WE signal, as the output enable is permanently set to 0. Also both upper and lower bytes of the  
memory are always enabled. 
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Fig. 7.1: Block scheme of implemented RNS image processor
7.5 RCV process
The RCV process is basícally finite state machine (FSM), that reacts on rx_ready signal from the 
UART block, indicating that data have been received and it is ready for processing. In the first two 
states the image size is received and reduced by one. After that image data is written to the SRAM1 
in such a way that the lower 9 bits of the address vector represent X coordinate while the upper 9 
bits represent Y coordinate. After each write cycle, one of the coordinate is incremented by one, 
thus the image is stored in a form of a two-dimensional matrix. When the address reaches the image 
size, the process state is set back to idle. The memory write cycles are controlled by the signal 
memw and the signal addrx represents the address. The state diagram of RCV process is shown in 
Fig. 7.2.
7.6 SND process
The SND state machine works in an opposite direction than that of RCV, its state diagram is  
shown in  Fig. 7.3. The address is set by the same way as in the RCV, data is loaded from the 
SRAM2 chip and sent to the UART. Reading sequence is performed by signals memr and addtx.  
Sending data to the serial port is initiated by the tx_req signal when the third button (BTN2) is 
pressed,  data flow is  regulated by the tx_s signal that starts  transfer and the tx_end signal that 
indicates the end of transfer.  
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Fig. 7.2: State diagram of RCV process
7.7 Filter_select
The process that is  responsible  for a filter  selection and memory operations during applying 
filters is filter_select. It is the finite state machine described by the state diagram in Fig. 7.4. 
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Fig. 7.4: State diagram of filter_select process
Fig. 7.3: State diagram of SND process
It works in the following order:  pressing one of first two buttons to select a filter starts  that 
filtering process. Then the pixel with address (1,1) is read from the SRAM1 along with the adjacent 
pixels and the selected convolution matrix is applied in the modulo channels. After that, the result is 
written to the SRAM2 chip and the address is moved. This cycle is repeated until  the pixel at  
position (imgx-1, imgy-1) is written. The memory operations are controlled by the signals filter 
(reading) and filter (writing), the filterselect signal identifies the used filter and the addressing is 
done by two signals, the addc represents current filter's position and the addk is address set during 
memory reading or writing operations.
7.8 Edge detection filter 
Filtering in RNS with the moduli set {15, 16, 17} runs in three parallel modulo channels. So each 
filter consists of the three parallel components, one for each modulo. The edge detection exploits 
the fact that the only multiplication in filter is multiplication by 4. 
The edge detection  in  modulo  16 channel  is  the simplest  one,  the modular  multiplication  is 
performed  by adding two zero  bits  to  the  bit  vector's  lowest  bits  and  removing  the  two most 
significant bits. The rest of the filter is a multi-operand modular adder where the result is limited to 
4 bits. An addition is performed by FPGA's internal adders to achieve the best performance. 
The edge detection  mod 15 is  slightly more  complicated  but  still  quite  simple.  The modulo 
multiplier by 4 follows a similar principle as the one in modulo 16 channel, but at the end, one has 
to be added for every time 15 has been exceeded. This number is represented by the two most 
significant bits of original bit vector so basically bits 0 and 1 are swapped with bits 2 and 3. The 
multi-operand modulo addition is similar to the multiplication, so to lower 4 bits of intermediate 
sum, the value represented by its two MSBs has to be added. Block scheme of  edge detection mod 
15 filter is in Fig. 7.5.
The edge detection in modulo 17 channel is the most complex and the slowest part of the filter.  
Before multiplication, the input is reduced by one, then it is multiplied. Depending on the result, a 
proper value is multiplexed and added to the result as a compensation of the initial reduction and 
modulo operation. The modulo addition is then preformed by three two-operand modulo 17 adders 
in  a two level structure and a single modulo subtractor. Structure of this filter is shown in Fig. 7.6.
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Fig. 7.5: Edge detection filter mod 15
7.9 Blur filter
The blur filter requires neither multiplication nor subtraction, and division is performed after the 
conversion. This means that the blur filter is essentially a 9-input adder. In RNS, this adder is split  
into three modulo 9-operand adders. The FPGA's internal adders are used for addition. 
The blur filter modulo 16 is easily designed as a multi-operand adder with nine 4-bit inputs and 
an output that is limited to 4 bits. 
Calculation in the filter's modulo-15 channel requires adding three upper bits to the rest of multi-
operand adder's result.  After that, in certain cases, the result has to be incremented by one to obtain  
a value equivalent to the result of modulo operation. Its block scheme is shown in Fig. 7.7
The  nine-operand  adder  modulo  17  is  more  problematic  due  to  difficulties  in  an  overflow 
detection. To avoid complex logic for modulo operation this filter is made of 8 two-input modulo 
adders formed into the multilevel structure shown in Fig. 7.8. Naturally, this part of the RNS blur 
filter is the slowest one and determines the filter's speed. 
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Fig. 7.6: Edge detection filter modulo 17
Fig. 7.7: Blur filter modulo 15
7.10 Regular image processor
The regular (binary) image processor , that is designed to perform the comparison, uses the same 
infrastructure as the implemented RNS processor. However, it is slightly modified for the standard 
notation. The only differences are the absence of converters, use of the standard blur/edge detection 
filters and signals were adjusted to meet different size requirements.
The filters are designed by utilizing the basic operators that uses the FPGA's internal arithmetic 
units and their results are then limited to the correct range. 
7.11 Results
The timing analysis results of the filters are stated in  Table 7.1, and the device utilization for 
standard and RNS processor is shown in Table 7.2. The RNS image processor requires considerable 
more logic than the standard one, but its filtering is slightly faster. The speed difference between 
RNS  and  regular  filters  should  be  greater  but  due  to  the  special  optimization  of  arithmetic 
operations, the delay caused by additional logic in modulo operations has a significant impact on 
filter's performance. This means that systems designed for RNS can essxploit its advantages even 
more. 
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Table 7.1: Speed comparison between RNS and standard image processor
Filter Edge detect Blur
Type RNS Standard Difference(%) RNS Standard Difference(%)
Delay(ns) 22.071 23.333 5.41 28.578 29.838 4.22
Table 7.2: Size comparison between RNS and standard image processor
DSP RNS Standard Difference(%) Total
Slice flip-flops 344 294 17.01 3840
4-input LUTs 1061 630 68.41 3840
Slices 619 407 52.09 1920
BUFGMUXs 1 1 0.00 8
Fig. 7.8: Blur filter modulo 17
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Conclusion
This  work  is  about  applications  of  residue  number  system with  focus  on  adders  and  image 
processing. Several RNS applications are designed for FPGA chip Spartan 3 and compared with 
their regular equivalents.
In first part of implementation, three adder types of different sizes has been implemented, in both 
regular way and in the residue number system. These adders are ripple-carry adder, carry-lookahead 
adder and fastest parallel-prefix adder and they are designed in 12,24,48 and 57-bit versions. From 
comparison it is obvious that RNS is not suitable for standalone adders, conversion has negative 
effect on both speed and size. However, the speed of pure addition is considerably improved in 
certain cases, especially in combination with  parallel-prefix adders. Also, performance is strongly 
affected by device limitations and optimizations, that work in favor of regular adders. Device with 
optimized RNS logic operations would offer much higher improvement.
In following part of work, the RNS image processor with two convolution filters is successfully 
implemented. Due to FPGA's limitations only grayscale images with size less than 255x255 are 
supported. RNS filters in this processor were faster by about 5% than regular ones, but RNS design 
is  much  more  robust.  Once  again  speed  gain  would  be  much  higher  in  device  with  better 
optimization for RNS applications. 
Final conclusion of this work is that residue number system is suited for applications with timing 
performance  strategy,  where  main  operations  are  addition,subtraction  and  multiplication.  Also 
architecture of used FPGA is important factor, that has to be counted with. 
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Shortcut reference
ALU arithmetic logic unit
VHDL VHSIC hardware description language
VHSIC very-high-speed integrated circuits
RNS residue number system
Cin carry in
Cout carry out
RCA ripple-carry adder
CLA carry-lookahead adder
BCLA block carry-lookahead adder
RCLA ripple carry-lookahead adder
COSA conditional sum adder
PPA parallel prefix adder
CRT Chinese Reminder Theorem
MRC mixed-radix conversion
ROM read-only memory
CSA carry-save adder
CPA carry-propagate adder
P carry propagation signal
G carry generation signal
DSP digital signal processing
RGB red,green,blue
FPGA field-programmable gate array
FSM finite state machine
UART universal asynchronous reciever/transmitter
MSB most significant bit
LSB least significant bit
SRAM static random-access memory
BK Brent-Kung
PROM programmable read-only memory
USB universal serial bus
JTAG joint test action group
IOB in/out block
CLB configurable logic block
LUT look-up table
RC reverse converter
FC forward converter
XST Xilinx synthetizer
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